

(19) United States

(12) Patent Application Publication Pan et al.

(10) Pub. No.: US 2010/0006928 A1 Jan. 14, 2010 (43) Pub. Date:

(54) STRUCTURE AND METHOD FOR FORMING A SHIELDED GATE TRENCH FET WITH AN INTER-ELECTRODE DIELECTRIC HAVING

A LOW-K DIELECTRIC THEREIN James Pan, West Jordan, UT (US); (76) Inventors:

James J. Murphy, South Jordan,

UT (US)

SAN FRANCISCO, CA 94111-3834 (US)

Correspondence Address:

TOWNSEND AND TOWNSEND AND CREW, LLP TWO EMBARCADERO CENTER, EIGHTH **FLOOR**

(21) Appl. No.: 12/170,328

(22) Filed: Jul. 9, 2008

Publication Classification

(51) Int. Cl.

H01L 29/00 H01L 21/336 (2006.01)(2006.01)

(52) **U.S. Cl.** **257/330**; 438/272; 257/E29.001; 257/E21.409

(57)ABSTRACT

A shielded gate trench field effect transistor (FET) comprises trenches extending into a semiconductor region. A shield electrode is disposed in a bottom portion of each trench. The shield electrode is insulated from the semiconductor region by a shield dielectric. A gate electrode is disposed in each trench over the shield electrode, and an inter-electrode dielectric (IED) comprising a low-k dielectric extends between the shield electrode and the gate electrode.

